



Progress in High Power Test of R&D Source for ITER ICRF system

Aparajita Mukherjee, Rajesh Trivedi, Raghuraj Singh, Kumar Rajnish, Dipal Soni, Sriprakash Verma, Gajendra Suthar, Akhil Jha, P. Ajesh, Manoj Patel, Rohit Anand, Rohit Agarwal, Kartik Mohan, JVS Hari, Harsha Machchhar, Pareshkumar Vasava, Hriday Patel, Hrushikesh Dalicha, Ujjwal Baruah, Amit Patel, N.P. Singh, Niranjanpuri S. Goswani, Kush R Mehta, Dishang V Upadhyay, Hitesh Dhola, Fabienne Kazarian, Bertrand Beaumont, Aziz Agharbi, André Boussaton, Philippe Cacheux, Abdel Debbiche, Michel Grézaud, Nicolas Péneau, Franck Pompon, Christian Robert, Michel Savoie, Serge Sierra

ITER-India, Institute for Plasma Research, Bhat, Gandhinagar – 382428, India, ITER Organization, CS 90 046, 13067 Saint Paul Les Durance, France,

Thales Electron Devices S.A.S, 2, rue Marcel Dassault – BP 23 - 78141 Vélizy-Villacoublay – France

26th IAEA Fusion Energy Conference (FEC 2016)

Kyoto, Japan, 17-22 Oct 2016







ITER ICRF System

- Functional Requirements & Layout
- **ICRF Source System**
 - Major Specifications & Technical Challenges Involved
 - R&D activity: Development of Diacrode Based System
 - RF Amplifiers, Controls, High Power Test Rig
 - Commissioning results
 - Matched Load Condition
 - Mismatched Load Condition



ITER ICRF System





- Transmission lines and matching systems: US DA
- RF sources: IN DA

ITER-India

- **HV Power Supplies**: IN DA + IO (part of HVPS)
- Plant Control System: IO

Each antenna will be fed by 4 number of RF sources connected with 8 transmission lines & associated matching units





IN Commitment : 9 nos. of RF sources (8 for plasma operation + 1 spare) Major Specifications

- Each source will have
 - Power handling capability:

2.5 MW at VSWR 2.0 / 35-65 MHz/CW

3.0 MW at VSWR 1.5 / 40-55 MHz/CW

- Power modulation range: 2 kW 2.5 MW
- Freq. deviation over any central freq.: ± 1 MHz (1 dB)
- Transient VSWR (for 1 s): 2.5
- η: 45% (mismatched load condition) 65% (matched load condition)
- Harmonic level: <-20 dBc & Emergency shutdown: <10 μ sec

As there is no unique amplifier chain able to meet the output power specifications as per ITER need, ITER-India proposed a layout consists of two parallel three-stage amplifier chains + a combiner circuit on the output side

This kind of RF source is unique in terms of its stringent specifications







- Combined high power & high VSWR are challenging, even for single chain of amplifiers
- CW aspect of the operation (efficient thermal management)
- Broad frequency range associated with BW (± 1 MHz at 1 dB point)
- Operational problems like, settling time of anode voltage, excess anode dissipation etc., during mismatch situation
- Unwanted oscillation & mode generation during operation

<u>To address major issues:</u> Tube qualification phase using single chain (R&D) experimentation 1.5 MW / 3600s / 35 - 65 MHz at VSWR 2.0 with any phase of reflection coefficient launched

State of the art at the start of R&D							
ITER Specification	CPI, USA (Tetrode)	Thales, France (Diacrode)					
2.5 MW/VSWR 2:1/ 2000s	~1.9 MW/VSWR 1:1/300s	1 MW/VSWR 1:1/1000 hrs.					
η ~ 50% - 60%	> 60 %	> 60%					
F = 35 – 65 MHz	30 – 60 MHz 🛛 🛃	200 MHz					
BW:±1MHz at 1dB	High Q cavity	High Q cavity					



R&D activity



- Exploration of capabilities for Tetrode & Diacrode as final stage tube (collaborative contract launched with Thales, France & CEC, USA)
- Tubes and cavities are integrated in a full amplifier chain developed by ITER-India
- Tests under ITER specifications validates each design









R&D activity using Diacrode technology





Amplification: mW to MW arr ~ 90 dB gain

RF chain consists of:

- Low power RF section (mW) + wide band pre-driver (10kW SSPA) + two tube based amplifiers: 130kW driver stage (HPA2) & 1.5 MW final stage (HPA3)
- Selected tubes:
 - o for HPA2: Tetrode TH781
 - o for HPA3: Diacrode TH628L
- Common grid configuration selected to provide stable operation
- Input & output cavities: tunable coaxial structures to provide impedance transformation for the required frequency range
- Coaxial structure provides
 - \checkmark low spurious,
 - ✓ Low losses
 - ✓ natural EMI shielding
- Since tubes can oscillate at higher order modes, damping material is used to suppress them



RF Amplifier HPA2









Transmission characteristics at 36 MHz



© ITER-India, IPR (India)



Controls



PLC based

Sequence control system **PXI based**

Real Time (RT) control, Interlocks, Acquisition & Display

Feedback control loops:

- Anode voltage loop to regulate Va for optimization of Pdis & SGdis
- VSWR loop for making constant load power

Welcome Adm	nation of Data Appendices and Cannol system to	e ACCEL				201.000
MAIN SCREEN	ONLINE GRAPH	RF SYNTHESIZER, SSI	A & ARC DETECTOR	1 MA2 MA3	METERING OF BPA3 & HPA3	OTTEDSK AN SLYSTS
	FILAMENT	CONTROL GRID	ANODE	SCREEN GRID	POWER MEASUR	IEMENT PHASE
	WOLTAGE CURRENT	VOLTANE CURRENT	VOLTAVE CURRENT	VOLTALE CUMMENT	POINTER POWER VOWE	SLI AMODE PRAME
HPA 3	IT SALA	354,3W	28.626V 1223.2A	1532.7V 2.481A	16163 JKW 16.163KW 1.22	-20.54368 B11.490W 2.30
HPA 2	115.22A	117 549	14 IFY	1345 FV On A	SELLEW LJ	21.97.45
PIPA 6						The last in the second se
SSPA	SSPA IMARIL/DISARLE	SSPA ON/OFF	SSW IF Maar 2.6600W	SSPAR [®] Maar	2.866W 0.1256W 2.52	Above Upper limit
	OPERATION 5	TATES.	# SHOT #	ARAMETERS AND ACQUISITION SYSTEM		SYNTHESIZER & SSPA SETTINGS
	READY \$ROM PLC 66 HP2 90 HP3 90 HP3 90 HP3 90 HP3 90 HP3 90 HP3 91 HP3 92 HP3 93 HP3 94 HP3 95 HP3 94 HP3 94 HP3	IN A LANGENE STORE	INTERFACES INTEL IS Applied HISE System LOCK ON THE TOTAL Solor Intel CANAD Solor The ELAND HISE Sol	RICKS EXACTIVATED INTERNAL TREFT CIVA RESET FULLE INTERNAL RECOVERD FAILURE RECOVERD FAILOR RECOVERD FAILURE RECOVERD FAILOR RECOVERD FAILOR RECOVE	BLK STATUS BLK STATUS BLK STATUS COASS FREquency SLAme BLK STATUS B	DESKITEND ADDRE DESKITENDA ADDRE PORTER COADSE BET OF PORTER DESKITENDE D
	INTER	SACES			INTERLOCKS	
	HPA 3 HP	Macelleneous		L ATH	HPA 2	Miscellaneous
	Water Cooling Water	Cooling QVER VSWR DN	0 Over Reflectio	cti Trip	Over Reflection 00	rey If Silence
	TIMP & PRESS SEC	PASSS SPC	Arto mas	C6 Over	SQ THE CO	Trip
	PA3 GROUND ILK HPA2 GR	OUND ILK EMM OF	SG OC	Filement Trip	SG OC filem	ent Trip CCE Interlock -
				RF Shot Applied		
1	0 8 5 7		The second second			- N 12 6 8621PM

To protect RF source against critical fault condition, local protection logic developed ensuring fast shut off (<10µs) of RF & power supplies

Data acquisition:

- 40 channel continuous at 1 kHz sampling frequency
- Event driven with 100 ms pre-post data at 1MHz sampling frequency
- Any selected 8 channel data of 100 sec duration at 1 kHz sampling frequency can be displayed on online graph.
- Loggings as well as display of user selectable channels for fault/offline analysis



High Power Test Rig



Capability: 3MW/3600s/35-65 MHz, up to VSWR 3:1 at all reflection angles

Test on Match load: RF power dumped on DL



Trc1 S33 SWF	200 mU/ R	ef 1.5 U	Cal					1 (Max)
533					M1 3 M2 4	\$6.000000 \$5.000000	MHz 1. MHz 1.	0722 U 0609 U
2100.0					M3 5 M4 6 M5 5	\$5.000000 \$5.000000 \$0.000000	MHZ 1. MHZ 1. <u>MHZ 1.</u>	0576 U 0729 U 0546 U
- 1900.0					•M6 ≦	00000	MHz 1.	2134 U
- 1700.0	vsw	R <	1.0	7 fo	or 35	5-65	MF	łz
- 1500.0	_							
- 1300.0								M
1100.0	M1	M2	M5 N	3	M4 ▼			
900.0								
- 700.0								
Ch1 fb Start 1	0 MHz		Pb 1	 5 dBm		1	Stop	0 100 MHz

Test on Mismatch load: RF power dumped on DL via MMTL system



Mis-Match Tx-line (MMTL) system: Stub + Phase Shifter combination

VSWR 2

VSWR 1



Commissioning Results



HPA2 and HPA3 were assembled and integrated with auxiliaries & other sub-systems at Indian test facility





Prior to high power RF test, the system was subjected for

Tuning (within 180s)	±1MHz Bandwidth (BW) test	Higher Order Mode (HOM) test (without application of RF)
Operating frequency range 35-65 MHz	HVPS kept at 14.5kV/1A for HPA2 &16.5kV/5A for HPA3	HV kept at same level as BW test, however, la kept
		at 8A (HPA2)/40A (HPA3) by adjusting CGPS voltage



R

131.8 kW

473.6 W

HPA2

HPA1

CH 1

CH 2

ton

Test Results of HPA2 on Matched Load (VSWR1:1)

Freq. (MHz)	P _{output} (kW)		V _{Anode} (kV)	I _{Anode} (A)	Anode _{dis} (kW)	SG _{dis} (W)
	SSPA	HPA2	HPA2	HPA2	HPA2	HPA2
35	4.5	131.7	14.0	15.3	82.5	267.5
45	4.7	132.6	14.0	14.0	63.4	377.5
55	5.0	128.6	14.5	15.0	81.4	85.0
65	4.1	134.7	14.0	15.6	83.7	568.7





Harmonic level (35MHz/130kW): ΔH1: -37.2dBc, ΔH2: -43.7dBc, ΔH3: -61.6dBc





Test Results of Global Chain (SSPA + HPA2 + HPA3) on Matched Load

Freq. (MHz)	P _{output} (kW)			V _{Anode} (kV)		I _{Anode} (A)		Anode _{dis} (kW)	SG _{dis} (kW)
	SSPA	HPA2	HPA3	HPA2	HPA3	HPA2	HPA3	HPA3	HPA3
36	2.2	70.5	1705	14.5	23.0	9.9	128.5	1251	6.68
45	2.6	74.2	1526	14.0	20.0	11.2	123.8	950	6.53
55	2.2	58.2	1540	14.0	20.0	10.1	124.5	950	4.80
65	1.2	47.7	1503	14.0	20.0	8.4	115.4	805	4.34



ii ITER-India

Run test on matched load: 1.7MW/36MHz/3600s

Monitoring of plate blocking capacitor temperature to define the duty cycle for heat run test

During power test ~ 60⁰ C

After cool down ~ 1 Hr. ~ 32⁰ C

One of the important specifications: to demonstrate constant output power even with VSWR condition (up to 2:1) at any phase angle

Ensuring constant IC power to ELMy plasma

Test Results of Global Chain (SSPA + HPA2 + HPA3) on VSWR 2:1 at 65 MHz

Ref.	P _{output} (kW)			V _{Anode} (kV)		I _{Anode} (A)		Anode _{dis} (kW)	SG _{dis} (kW)
angle (Deg.)	SSPA	HPA2	HPA3	HPA2	HPA3	HPA2	HPA3	HPA3	HPA3
0	1.0	28.9	1520	14.0	24.0	6.9	83.0	645.0	3.5
45	1.1	32.3	1501	14.0	25.0	7.2	85.6	806.3	2.3
90	1.4	47.5	1505	14.0	20.5	8.4	117.0	1067.5	6.3
135	1.9	72.0	1506	12.0	17.0	10.2	147.0	1159.3	5.5
180	2.2	87.7	1503	14.0	16.0	11.0	164.0	1281.8	6.3

Calorimetric measurements

Even with 11% power reflection

(corresponding to VSWR 2:1) forward power could be kept constant to **1.5MW**

5 successive pulses tested with 25% duty cycle at 1.5 MW power level for 2000 s

- On matched load
- On mismatched load

Overall electrical efficiency : 55% - 65% RF exposure limit: < 30 μ W/cm²

Modules	Designed Gain	Achieved Gain
SSPA	70dB	70dB
HPA-2 (TH781)	13.5dB	14-15dB
HPA-3 (TH628L)	12-15dB	12.7-14.8dB

After performing all corrective actions, Burn test conducted for 6000s to verify the ruggedness of the entire system & benchmark the technology for fusion application

36MHz:

- HVPS trip (1 shot)
- HPA3 SG current is higher than expected value, hence terminated (3 shot)
- Difficulties in achieving BW (3 shots)
- □ Corrective actions:
- Proper tuning performed

45MHz:

- Over FP- during BW check at 1.5MW (1 shot)
- □ Corrective actions:
- Minor tuning performed.

55MHz:

- Higher Inlet temperature (1 shot)
- Over APD (1 shot)
- Anode OC (1 shot)
- Corrective actions:
- Minor tuning performed.

65MHz:

- Arcing in o/p transformer (1 shot)
- HVPS OV/ HP3 SG OC (4 shot)
- HVPS OC (2 shot)
- Probable reason: Arcing, component failure in SGPS
- □ Corrective actions: Replacement of components

ITER-India

R&D Specification	Diacrode based system
1.5MW / 2000s / 35-65 MHz / up to VSWR 2:1 with different phase angles	Demonstrated at 4 different frequencies
Design capability test at 1.7MW/3600s on matched load	Performed at 36 MHz & 65 MHz
η ~ 50% - 60%	55% - 65%
BW:±1MHz at 1dB	Successfully achieved
5 successive pulses at 1.5MW/2000s with 25% duty cycle	Demonstrated
Max. output harmonic level: < -20 dBc	Achieved
Emergency power cut-off response: <10 micro sec	Achieved
RF exposure limit: < 1.0 mW/cm2	< 30 µW/cm2

Summary

- Development of ITER R&D source using Diacrode tube is unique and first of its kind
- Burn test conducted for 6000s continuously to verify the ruggedness of the entire system and benchmark the technology for fusion application
- Data base generated is very useful information for future need in other scientific program
- Outcome of R&D phase will lead to establish the technology suitable for ITER & beyond ITER application

Thanks for your kind attention !