

# Prototype design of logic testing controller based on FPGA for interlock system

Presented by Zuchao Zhang<sup>1.3\*</sup>

*on behalf of EAST Central Control Team,*

***B.J.Xiao<sup>1.2.3</sup>, Q.P.Yuan<sup>1.3</sup>, F.Wang<sup>1.3</sup>, Y.Wang<sup>1.3</sup>, R.R.Zhang<sup>1.3</sup>***

<sup>1</sup> Institute of Plasma Physics, Hefei Institutes of Physical Science, Chinese Academy of Sciences

<sup>2</sup> University of Science and Technology of China

<sup>3</sup> Institute of Energy, Hefei Comprehensive National Science Center

\*Email: [zzc@ipp.ac.cn](mailto:zzc@ipp.ac.cn)



- **Introduction**
- **What's in it...**
  - **Logic Rationale**
  - **Hardware Structure**
  - **Software Design**
  - **Program Develop**
  - **Device Assemble**
- **Controller Testing**
- **Summary**



- **Introduction**
- **What's in it...**
  - Logic Rationale
  - Hardware Structure
  - Software Design
  - Program Develop
  - Device Assemble
- **Controller Testing**
- **Summary**







# BACKGROUND

## EAST Central Safety & Interlock System -- CSIS

- Scans subsystem status, provides protection signal, ensures personal and machine security during whole experiment.
- More stable supervisory and control operation.



EAST Safety and Interlock System horizontal layers



Interface between CSIS and plant systems



## Ongoing EAST Experiments ...



- from December 2023 to now
- main goals
  - G1: Demonstration of long Pulse high performance plasmas with W-Divs in Support of New Baseline for ITER Research Plan
  - G2: High Power Operation by ICRH/NBI heating without Li-coating to enhance Ion temperature:  $P_{\text{NBI}} \sim 6.0\text{-}10\text{MW}$ ,  $T_{i0} > 8.5\text{keV}$
- more than 14,000 shots (from No.129314)
- 7x24h, no long-term maintenance and repair



No chance to validate and test the new CSIS




Logic Testing Controller  
(LTC)



# Motivation


- ❑ A plant interlock system simulator, which one or several PIS could be simulated;
- ❑ A mini-CSIS, assists in verifying subsystem interlock functionality;
- ❑ A tool kit, tests the new changes to the software and functions before released when they are considered stable.



Interface functions among LTC and other systems



- **Introduction**
- **What's in it...**
  - **Logic Rationale**
  - **Hardware Structure**
  - **Software Design**
  - **Program Develop**
  - **Device Assemble**
- **Controller Testing**
- **Summary**









## Hardware features:


- Processor: Xilinx Zynq-7000, XC7Z020 All programmable SoC, ARM Cortex-A9, 512MB, Linux Real-time (32 bit) OS;
- Reconfigurable FPGA: 85,000 logic cells, 106,400 flip-flops, 560 KB available block RAM;
- Connectors: Ethernet Port, RS-232 Serial Port, RS-485 Serial Port, 16 single-ended AI channels, 4 AO channels, 96 DIO



Structure of LTC hardware




LTC Hardware Model



**Modular design makes functional upgrades much easier**


## Feedback Mode:

- =1 Real-time feedback
  - FPGA ~100  $\mu$ s
  - Interlock logics are fixed » Mini-CSIS / fast CSIS
- =0 fast feedback
  - FPGA & Processor ~ ms
  - Algorithms are flexible » PIS simulator



Modular functions for an LTC







Modular design makes functional upgrades much easier

## Feedback Mode:

- =1 **Real-time feedback**
  - FPGA ~100  $\mu$ s
  - Interlock logics are fixed » Mini-CSIS / fast CSIS
- =0 fast feedback
  - FPGA & Processor ~ ms
  - Algorithms are flexible » PIS simulator




Modular functions for an LTC



Modular design makes functional upgrades much easier

## Feedback Mode:



- =1 Real-time feedback
  - FPGA ~100  $\mu$ s
  - Interlock logics are fixed » Mini-CSIS / fast CSIS
- =0 fast feedback
  - FPGA & Processor ~ ms
  - Algorithms are flexible » PIS simulator



Modular functions for an LTC

## Program information

- LabVIEW , LabVIEW FPGA
- Linux Real-time OS
- Each icon represents a main function
- AMC provides an extensible messaging architecture for local and distributed applications. **multiple LTCs can work together**




Asynchronous Message Communication


Main.vi hierarchy in an LTC



### Front Panel of LTC



### Top View of LTC




### Rear Panel of LTC

- **Introduction**
- **What's in it...**
  - **Logic Rationale**
  - **Hardware Structure**
  - **Software Design**
  - **Program Develop**
  - **Device Assemble**
- **Controller Testing**
- **Summary**



# Basic functional testing

- Frequent parameter setting modification, frequent debugging of appropriate thresholds, repeatedly logic test




Logic configuration spreadsheet

- Users do not need programming skills, use text language to edit logic in spreadsheet. Statement such as:

```
if AI5 > 1.88 then set AO1 = 5 set DO0 = 1
if AI5 < 1.88 then set AO1 = 0 set DO0 = 0
```

- Users can change the operation logic of signal I/O through text editing without programming, and realize customized logic operation and control output, which can greatly reduce the workload of system debugging and use.




Data transmission process





# PCS simulator function test - simulation

## Signal list


- PCS trigger, length width 10ms;
- WD 1 cycle = 200  $\mu$  s;




Signal relationship under normal conditions



Signal relationship under unnormal conditions



- Enable, follow with discharge status;
- CIS trigger, length width 10ms;
- Protect status, can lead to discharge interruption.



Data archived by oscilloscope




**Contents: WD signal terminated prematurely**

Pre-set parameters:



Discharge length: 6 s

PCS trigger time: -1s

PCS work length: 2.6s

-  Simulator-PCS WD, WD signal terminated prematurely.
-  Simulator- Enable, follow the discharge status.
-  new CSIS Protection, shows abnormal interlock status, lead to discharge interruption.

# New CSIS test-plasma current detection



Data archived by oscilloscope



① LTC generates an enable signal, it represents the length of discharge under normal conditions.

② Enable signal activate Simulator-PCS, and output watchdog signal, cycle 200  $\mu$  s.

③ LTC generates a plasma current signal at preset time (-2s), it simulates the process of plasma discharge.

④ At the beginning, all the states are normal, and new CSIS-Protection output signal to PIS is high.

⑤ Simulator-Plasma current signal value decrease.

⑥ New CSIS detects a sharp signal changes, triggers the interlock algorithm, fans out protection signals to PIS

⑦ Protection signal turn to 0 means the discharge is terminated, so Simulator-Enable signal end. Waiting ...

⑧ On receiving protection signal, PCS stops working, and the WD output is 0.



- **Introduction**
- **What's in it...**
  - **Logic Rationale**
  - **Hardware Structure**
  - **Software Design**
  - **Program Develop**
  - **Device Assemble**
- **Controller Testing**
- **Summary**



## Logic Testing Controller

- ❑ LTC has comprehensive EAST PIS interlock logical details, all of subsystems have been involved;
- ❑ LTC is a good tool kit to test the new CSIS before released as PIS simulators;

## Outlook

- ❑ More features will be added, such as touch screen HMI, fiber optic interface, *etc.*;
- ❑ Optimizing work will be conducted for BEST central interlock system.



**Thank you !**