

# Methodology to standardize the development of FPGAbased intelligent DAQ and processing systems on heterogeneous platforms using OpenCL

<u>M. Astrain<sup>1</sup></u>, M. Ruiz<sup>1</sup>, S. Esquembri<sup>1</sup>, A. Carpeño<sup>1</sup>, E. Barrera<sup>1</sup>, J. Vega<sup>2</sup>

<sup>1</sup>Instrumentation and Applied Acoustic Research Group, Universidad Politécnica de Madrid, Madrid, Spain

<sup>2</sup>Laboratorio Nacional de Fusión, CIEMAT, Madrid, Spain













- Context
- System Architecture Example
- OpenCL standard
- Development cycle
- Results
- Conclusions

















miguel.astrain@i2a2.upm.es









#### Advantages of Data Acquisition (DAQ) systems based on FPGAs

- + Flexibility to modify the design
- + Low latency
- + Deterministic behavior
- + High-performance processing
- + Parallelization

But developing for FPGA is complex and **time consuming (expensive ...)** 







#### Why is it expensive to develop for FPGAs **IAEA TM CODAC 2019** May 13 - 17, 2019 | Daejeon





### **IRIO-OpenCL**







SCIENCE



miguel.astrain@i2a2.upm.es



#### System Architecture Example





• PC + PCIe + MTCA + AMC + (PROCESSING) + (I/O)











#### **OpenCL: Basic overview**





High level language + COMPUTING MODEL

- A host and multiple devices (CPU, GPU, FPGA).
- Computation is divided into *functions* called **Kernels**.
- There is one or several **<u>queues</u>** that send the **<u>Kernels</u>** to execute concurrently. ٠
- Memory organized in **buffers/images** and transfers are explicit.
- Parallelization is a big focus.



**INSTRUMENTACIÓN Y ACÚSTICA APLICADA** 









### **OpenCL: Kernels**





- Short: The part of OPENCL that goes into the FPGA and is allocated in the FPGA in partial reconfigurable partition.
- Kernels have access to all device memory layers.
- Key to performance is optimizing this memory usage.
- Parallelization is achieved in the form of a pipeline for FPGA.







#### **OpenCL: BSP**





- Short: The part of **OPENCL** that goes into the FPGA and is FIXED.
- Manages DDR memory.
- It interfaces with the host
- JESD204B interface
- Requires HDL to modify (usually given)

UPM X

SCIENCE



Slide 10

t = 0



#### **OpenCL: Host**



- Short: The part of OPENCL that goes into the C++ drivers.
- Host sends commands and can set Global Memory (DDR) (SLOW!)
- Critical processes can be organized with a chain of pipes (HDL=AXI ST)
- Data can be gathered from I/O pins, but kernels are queued from host.









## **Development cycle: OpenCL**



POLITÉCNICA

Three main scenarios for a new application:

1- New algorithm

2- FMC module

3- AMC + FPGA

**GRUPO DE INVESTIGACIÓN EN** 

**INSTRUMENTACIÓN Y** 

**ACÚSTICA APLICADA** 





**Results** 

FFs

5113

454

2872

400

8839

648

2870

133600

873120

146024 (17%)

RAMs

30

0

16

0

46

2

18

182

1949

250 (13%)



• Totally integrated in EPICS using NDS

Tested in CODAC CORE SYSTEM 6.0

2

0

0

0

2 (0%)

1687



Kernel Name

consumer manager

producer

streamingToPipe

Kernel Subtotal

**Channel Resources** 

Global Interconnect

**Board Interface** 

Total

**GRUPO DE INVESTIGACIÓN EN** 

**INSTRUMENTACIÓN** 

ACÚSTICA APLICADA

Available

- Implementation: more on ID 494 !!
- Basic kernels FPGA resource utilization

ALUTs

1894

470

1155

635

4154

164

1344

66800

436560

72462 (17%)

**Functionality**: ✓ DAQ ✓WFG ✓ Processing ✓ Routing

#### Under evaluation:

- Timing Ο
- Triggering Ο
- Routing Ο









Results



- Working example: fission chamber neutron flux measurement.
- Why this example:
  - The measurements benefit from high sampling rates.
  - High data rate but simple operations (floating point).
  - Logic inside the FPGA can classify different pulses
  - Parallelization enables on-line comparison of different algorithms making it and **intelligent** system.
  - Alternatively other algorithms based in machine learning techniques can be executed in parallel.









- DAQ combined with OpenCL reduces development of high-performance processing.
- The DAQ and processing systems developed with OpenCL are less manufacturer dependent.
- OpenCL enables C-like development of FPGA with lots of OpenCL algorithms examples.
- OpenCL handles data transfers and device interface, hardware abstraction.
- Combined with NDSv3 a modular solution was developed, abstracted from the control system. IRIO-OpenCL
- You only need to do the algorithm.







**Future Work** 



#### • Future work:

- Implementation of Machine Learning Applications using machine learning and Deep Learning Tools\*.
- Expand IRIO-OpenCL functionalities
- Looking for more use cases (possible collaborations) using IRIO-OpenCL -> Contact us!

\* Dr Jesus Vega (484. Automatic recognition of plasma relevant events: implications for ITER) 14 may. 2019 9:20







Acknowledgements



This work was supported in part by the Spanish Ministry of Economy and Competitiveness, **Projects Nº ENE2015-64914-C3-3-R** and Madrid regional government (YEI fund), **Grant Nº PEJD-2018-PRE/TIC-8571**.



The Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup> is based on a published Khronos Specification.

Altera, Arria, Intel, the Intel logo, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group<sup>™</sup>.

\*Other names and brands may be claimed as the property of others.



GRUPO DE INVESTIGACIÓN EN INSTRUMENTACIÓN Y ACÚSTICA APLICADA











# Thank You! Questions?



miguel.astrain@i2a2.upm.es







POLITÉCNICA









miguel.astrain@i2a2.upm.es









#### • OpenCL tools profiler screen



• Graphs











Backup