


Methodology to standardize the development of FPGA-based intelligent DAQ and processing systems on heterogeneous platforms using OpenCL

M. Astrain¹, M. Ruiz¹, S. Esquembri¹, A. Carpeño¹, E. Barrera¹, J. Vega²

¹Instrumentation and Applied Acoustic Research Group, Universidad Politécnica de Madrid, Madrid, Spain

²Laboratorio Nacional de Fusión, CIEMAT, Madrid, Spain

- Context
- System Architecture Example
- OpenCL standard
- Development cycle
- Results
- Conclusions




Advantages of Data Acquisition (DAQ) systems based on FPGAs


- + Flexibility to modify the design
- + Low latency
- + Deterministic behavior
- + **High-performance processing**
- + **Parallelization**

But developing for FPGA is complex and **time consuming (expensive ...)**


Why is it expensive to develop for FPGAs



IRIO-OpenCL




System Architecture Example



- PC + PCIe + MTCA + AMC + (PROCESSING) + (I/O)


Implementers Desktop/Mobile/Embedded/FPGA




High level language + COMPUTING MODEL

- A **host** and multiple **devices (CPU, GPU, FPGA)**.
- Computation is divided into *functions* called **Kernels**.
- There is one or several **queues** that send the **Kernels** to execute concurrently.
- Memory organized in **buffers/images** and transfers are explicit.
- Parallelization is a big focus.

OpenCL: Kernels




- **Short:** The part of OPENCL that goes into the FPGA and is allocated in the FPGA in **partial reconfigurable partition**.
- Kernels have access to all device memory layers.
- Key to performance is optimizing this memory usage.
- Parallelization is achieved in the form of a pipeline for FPGA.



	k size	20				
	size	4				
	k	0	0	0	0	1
	i	0	1	2	3	0
1	t = 0					
2						t = 1
3						
...						
7						
8						
9	t = 0					
10	t = 0					
11		t = 0				
12			t = 0			
13				t = 1		
14						
15						
16						
17						
18						
19						
20						
21						
22						
23	t = 0					
24						
25						

- **Short:** The part of OPENCL that goes into the FPGA and is **FIXED**.
- Manages DDR memory.
- It interfaces with the host
- JESD204B interface
- Requires HDL to modify (usually given)

- **Short:** The part of OPENCL that goes into the C++ drivers.
- Host sends **commands** and can set Global Memory (**DDR**) (SLOW!)
- Critical processes can be organized with a chain of pipes (HDL=AXI ST)
- **Data can be gathered from I/O pins**, but kernels are **queued** from host.




Development cycle: OpenCL



Three main scenarios
for a new application:

- 1- New algorithm
- 2- FMC module
- 3- AMC + FPGA



- Implementation: **more on ID 494 !!**
- Basic kernels FPGA resource utilization
- Totally integrated in EPICS using NDS
- Tested in CODAC CORE SYSTEM 6.0

Kernel Name	ALUTs	FFs	RAMs	DSPs
consumer	1894	5113	30	0
manager	470	454	0	2
producer	1155	2872	16	0
streamingToPipe	635	400	0	0
Kernel Subtotal	4154	8839	46	2
Channel Resources	164	648	2	0
Global Interconnect	1344	2870	18	0
Board Interface	66800	133600	182	0
Total	72462 (17%)	146024 (17%)	250 (13%)	2 (0%)
Available	436560	873120	1949	1687

Functionality:

- ✓ DAQ
- ✓ WFG
- ✓ Processing
- ✓ Routing

Under evaluation:

- Timing
- Triggering
- Routing

- Working example: fission chamber neutron flux measurement.
- Why this example:
 - The measurements benefit from high sampling rates.
 - High data rate but simple operations (floating point).
 - Logic inside the FPGA can classify different pulses
 - Parallelization enables on-line comparison of different algorithms making it and **intelligent** system.
 - Alternatively other algorithms based in machine learning techniques can be executed in parallel.

Conclusions

- DAQ combined with OpenCL reduces development of high-performance processing.
- The DAQ and processing systems developed with OpenCL are less manufacturer dependent.
- OpenCL enables C-like development of FPGA with lots of OpenCL algorithms examples.
- OpenCL handles data transfers and device interface, hardware abstraction.
- Combined with NDSv3 a modular solution was developed, abstracted from the control system. **IRIO-OpenCL**
- **You only need to do the algorithm.**

- **Future work:**

- Implementation of Machine Learning Applications using machine learning and Deep Learning Tools*.
- Expand IRIO-OpenCL functionalities
- **Looking for more use cases (possible collaborations) using IRIO-OpenCL -> Contact us!**

* Dr Jesus Vega ([484. Automatic recognition of plasma relevant events: implications for ITER](#)) 14 may. 2019 9:20

Acknowledgements

This work was supported in part by the Spanish Ministry of Economy and Competitiveness, **Projects N° ENE2015-64914-C3-3-R** and Madrid regional government (YEI fund), **Grant N° PEJD-2018-PRE/TIC-8571**.




The Intel® FPGA SDK for OpenCL™ is based on a published Khronos Specification.

Altera, Arria, Intel, the Intel logo, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.


OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group™.

*Other names and brands may be claimed as the property of others.

Thank You! Questions?




Backup




Backup

- OpenCL tools profiler screen



- Graphs



Backup