

# Design and Development of a Cost Optimized Timing System for Steady State Superconducting Tokamak (SST-1)

**J. DHONGDE, A. Kumar, D. Raju & SST-1 Operations Division**

**Institute for Plasma Research,  
Gandhinagar  
India**

## **Acknowledgements**

Praveena Kumari & Rachana Rajpal, Front End Electronics Division (Resources for prototype development)

Kirit Vasava & Drafting section ( For design of 1U Rack mountable enclosures)

Vijaykumar Patel & Workshop division ( For fabrication of 1U Rack mountable enclosures)

Hitesh Chudasma, Atish Sharma, Kirti Mahajan & Data Acquisition – Control Division (For testing and validation)


Institute for Plasma Research

**ID - 443**

**13 May 2019**


**The 12th IAEA Technical Meeting on Control, Data Acquisition and Remote Participation  
for Fusion Research (CODAC 2019), Daejeon, Republic of Korea**

# SST-1 sub systems




**Spatially distributed & Heterogeneous Platform systems**

# SST-1 sub systems – with Timing System interface



# SST-1 old Timing System


- Based on **VME Platform** (~ 15 Years). Custom VME Timing System cards were in house designed and developed.
- Master – Slave configuration connected in **star configuration**. **Optical Network – Multimode, 62.5/125 μm**.
- Provide fast timing signals (**clock & triggers**) to various sub systems during plasma discharges
- Master VME Node (Central Control Room)
  - Broadcast **experiment sequence @ minimum resolution of 1μs**
  - Provide **20MHz Stable OCXO** based clock to slave
  - Record events with **32bit time stamp**
- Slave VME Node (ECRH, Power Supply etc.)
  - Recover & regenerate different clocks (**10MHz, 1MHz etc.**) from 20MHz clock
  - Generate different **channel outputs**
  - Provide **optically isolated channel inputs**



- **Timing System card inventory got exhausted**
- **Sub system hardware advancement also started ( Systems migrated from VME to PXI, PXIe etc.)**

# New Timing System Requirement

1. Timing System with performance parameters comparable to old system




2. Timing System which supports existing optical fiber network and star topology

3. Timing System – provide single interface to heterogeneous platform systems

4. Easy integration with sub system i.e. minimal modification on hardware as well as on software part at sub system end


# SST-1 Timing System



Simplified block diagram- Timing System modules with fiber optic network

# SST-1 New Timing System

- A platform independent
- Standalone, 1U Rack mountable modules
  - Central module (Master)
  - Sub system module (Slave)
- Master – Slave configuration connected in star configuration. Optical Network – Multimode, 62.5/125  $\mu\text{m}$
- Provide real time event ( trigger) distribution to various sub systems during plasma discharges #
- Modules designed using Xilinx's Artix-7 FPGA




# SST-1 New Timing System v/s Old


Few Specifications	Old Timing System	New Timing System
Synchronous, Shutdown sequence generation resolution	1 $\mu$ s	10 $\mu$ s
Time Stamp resolution of events	50 ns	1 $\mu$ s
Event latency	3.8 $\mu$ s (100m optical fiber)	4 $\mu$ s ( 3m optical fiber)
Real time, Deterministic	Yes	Yes
No. of sub systems that can be connected	16	8
Sub system Asynchronous inputs	16	8
Sub system channel outputs ( as triggers)	4 (expandable)	8
Total number of events (reserve events, sync, shut down events ...)	65535	255
Trigger output, Asynchronous input signal interface	TTL	TTL
Synchronous Clock distribution	1kHz/10kHz/100kHz/1MHz/10MHz	Not in present version#
GPS – IRIG B Interface	Yes	Not in present version#

# Version -1 does not include clock synchronization

# Timing System - Central & Sub system modules



# Complete Sub System module





OrangePi (open-source single-board computer) runs Linux

Orange Pi provides Ethernet interface (10/100Mbps) to sub system and central module (for non real time data communication)

OrangePi to FPGA communication – UART 9600bps

Timing System configurations for either sub system module or central module are communicated to FPGA through OrangePi




# New Timing System – What's difference ?


**1. No use of dedicated discrete hardware resources for memory**  
E.g. RAM, DPRAM

**2. No use of dedicated discrete hardware resources for optical data transmission interface**  
E.g. Serializer , Deserializer


**3.**  
**No specific platform based development**  
E.g. VME




# Central & Sub system modules



- Maximum Slave modules that can be connected = 8
- Synchronous & Shut down sequence event generation time resolution =  $10 \mu\text{s}$
- Event time stamp resolution =  $1\mu\text{s}$
- Maximum number of synchronous & shut down sequence events = 255
- Maximum event time stamp duration = 4294.96s ( $\sim 71.58$  min)



1U Rack mountable central module




- TTL Channel Outputs = 8 ( Low to High )
- TTL Channel Inputs = 8 ( Rising edge i.e. low to high logic)
- Minimum pulse width for channel outputs =  $1\mu\text{s}$
- Maximum pulse width for channel output = 429.49 sec
- Minimum pulse width at channel input = 500ns (as event)
- Channel outputs for multiple events or same event




1U Rack mountable sub system module

# Timing System Client application



## Timing System Client

- Linux based application
- Client-Server architecture
- Connects & Configures all Timing System modules
- Issues commands to generate experiment sequences
- Online event information to operator



## Channel Pulse Definition


- Configures experiment sequence
- Configures sub system modules for trigger pulse outputs

File : /tmsys/shot9000/tmevent.log.dat

Event Code in hex	Event Name	Event Time in msec
2	MC_ON	0.000000
4	EXP_ON	0.000000
6	GAS_PUFF	3.800000
d	GAS_PUFF_2	4.500000
e	GAS_PUFF_3	9.200000
f	GAS_PUFF_4	14.300000
10	GAS_PUFF_5	19.700000
5	EXP_OFF	2271.821000
*****		

## Event log


# Timing System - Performance, Results & Validation



**Set Up - Central Module ( Master) – and Two Sub system modules (Slave)**

# Performance, Results & Validation

DSO-X 3034A, MY52163903: Mon May 14 13:03:25 2018




Output Pulse missed

Sampling data bits (@ Receiver -16 x Bit rate)  
But, only single sampling point to decode received data bit

Multiple sampling points with averaging – to decode received data bit

DSO-X 3034A, MY52163903: Tue May 15 17:33:33 2018




Sub system 2 Output Pulses appeared

Sub system 1 Output Pulses missed

# Performance, Results & Validation

## Central Module (Master) – Experiment events (Synchronous) sequence at resolution of 10 µs



Pulse outputs corresponding to Synchronous Events on Two sub systems

D0-D7 : Sub system1 outputs


D8-D15 : Sub system 2 outputs

Event Code in hex msec	Event Name	Event Time in usec
2	MC_ON	0.000000
4	EXP_ON	0.000000
c	GAS_PUFF_1	0.010000
d	GAS_PUFF_2	0.020000
e	GAS_PUFF_3	0.030000
f	GAS_PUFF_4	0.040000
10	GAS_PUFF_5	0.050000
11	GAS_PUFF_6	0.060000
12	GAS_PUFF_7	0.070000
13	GAS_PUFF_8	0.080000
14	GAS_PUFF_9	0.090000
15	GAS_PUFF_10	0.100000
5	EXP_OFF	2440.020000
*****		

Event Log file

# Performance, Results & Validation

## Central Module (Master) – Experiment events (Synchronous) sequence test



# Performance, Results & Validation

## Central Module ( Master) board – Event log resolution of 1µs

Event Code in hex msec	Event Name	Event Time in msec
2	MC_ON	0.000000
4	EXP_ON	0.000000
f7	?	0.003000
ee	LHCD_LOOPBACK	0.003000
6	GAS_PUFF	1.000000
5	EXP_OFF	4320.049000
*****		


Event time stamp at Master – Two asynchronous events generated simultaneously by two slaves  
(\* Note – Sub system1 – Async event 0xf7  
Sub system 2 – Async event 0xee)

Event Code in hex msec	Event Name	Event Time in msec
2	MC_ON	0.000000
f7	?	4447.268000
f0	?	4447.268000
f9	?	4447.276000
ee	LHCD_LOOPBACK	4447.276000
f8	?	4447.284000
ef	?	4447.284000
fa	?	4447.292000
f1	?	4447.292000
fb	?	4447.300000
f2	?	4447.300000
fc	?	4447.308000
f3	?	4447.308000
fd	?	4447.316000
f4	?	4447.317000
fe	?	4447.324000
f5	?	4447.325000
*****		

Event time stamp at Master – 16 asynchronous events generated simultaneously by two slaves  
(\* Note –  
Sub system1 – Async events from 0xf7 to 0xfe  
Sub system2 - Async events from 0xee to 0xf5)


# Performance, Results & Validation

## Sub system Module – Event Latency Test on two different sub system modules (3m optical fiber)



# Performance, Results & Validation


## Sub system Module – Simultaneous Asynchronous events (3m optical fiber)



Asynchronous events - Generate asynchronous events by simultaneously applying 7 consecutive pulses on all eight inputs of two different slave modules. Configure pulse outputs for the generated asynchronous events.


D0-D7 : Sub system1outputs  
D8-D15 : Sub system 2 outputs

# Field Testing – Similar to actual plasma shot scenario



Generate experiment sequence similar to actual scenario

Log file – registers all events with time stamp



Real time event sequence generation (ECRH Launch trigger in reference to actual plasma shot scenario)

**File : /tmsys/shot9000/tmeventlog.dat**

Event Code in hex	Event Name	Event Time in msec
2	MC_ON	0.000000
4	EXP_ON	0.000000
8	MASTER_TRIGGER	1.000000
18	APC_DCCT_ACQ	1701.000000
c	GAS_PUFF	1801.000000
7	DIAG_RDY	2001.000000
1d	LANG_PROBE	2101.000000
b	LHCD_LAUNCH	2201.000000
9	ECRH_LAUNCH	2351.000000
6	PCS_TRIGGER	2451.000000
17	APC_REF_START	2601.000000
e	GAS_PUFF_2	2701.000000
d	GAS_PUFF_1	2851.000000
5	EXP_OFF	7176.071000
*****		

Dismiss

# New Timing System Cost (Estimations)


Central module ( Per unit)	Rs. 41,698 /- approx. (600\$)
Sub system module ( Per unit )	Rs. 25,168 /- approx. (360\$)
Timing System with 1 Central module and 8 sub system modules	Rs. 2,43,042/- approx. (3475\$)

#Version1 - Module Costs\* (Indian Rupees Rs)(U.S \$)

# Version 1 ( Without Clock Synchronization & GPS IRIGB interface)


\* Excludes the cost of material available with Institute for Plasma Research Stores department, Workshop, Job hours etc.

# Further Development - Clock Synchronization ( In Progress)



Clock source under test	Frequency (MHz)	Stability (ppm)	CTE over 10 second	CTE over 60 second	CTE for 3600 second
Local Artix-7 oscillator SiT8008	100MHz	20 ppm	200 $\mu$ s	1.2 ms	72 ms
OCXO-2050 (Old Timing System)	20 MHz	0.1ppm	1 $\mu$ s	6 $\mu$ s	360 $\mu$ s
Proposed	20 MHz	0.02 ppm	0.2 $\mu$ s	1.2 $\mu$ s	12 $\mu$ s

Clocks and their calculated Cumulative Time Errors (CTE)



## Further Development - GPS IRIG-B Interface, Event prioritization, Error handling ( In progress)

- Propagation delay compensation
- Event prioritizing logic at Central sub system module
- Error handling features ( Parity, CRC ...)
- Develop GPS IRIG-B interface for the modules. (For GPS synchronization and GPS time)

## Summary

- A Platform independent, stand alone, 1U rack mountable timing system is designed, developed and tested.
- The performance test results are comparable and acceptable.
- The development cost is observed to be optimized considering the simple design adopted.
- Design can be implemented with other FPGAs ( different make).
- New in-house design will be advantageous and it can be easily adapted for time synchronization applications in small, medium size tokamaks or experimental devices irrespective of hardware/ software platforms.

# References

- 1) Overview of time synchronization system of steady state superconducting tokamak SST-1 , 1A. Kumar, H. Masand, J. Dhongde et. al, Fusion Engineering and Design 112 (2016) 683–686
- 2) <https://www.xilinx.com/products/silicon-devices/fpga.html>
- 3) HFBR-14xxZ and HFBR-24xxZ Series (Broadcomm), Low-Cost, 820 nm Miniature Link Fiber Optic Components with ST®, SMA, SC and FC Ports - Data sheet
- 4) AFBR-24x8xZ(Avago Technologies) DC-50MBd Miniature Link Fiber Optic Receiver-Data sheet
- 5) Ultra-Compact UART Macros for Spartan-6, Virtex-6 and 7-Series, Ken Chapman, 29th March 2013
- 6) The Design of High Speed UART, J. Norhuzaimin and H.H Maimun, 2005 Asia Pacific Conference on Applied Electromagnetics Proceedings, December 20-21, 2005
- 7) FPGA Module with Xilinx Artix-7 XC7A35T (TE0725-03-35-2C), Trenz Electronic (<https://shop.trenz-electronic.de/en/TE0725-03-35-2C-FPGA-Module-with-Xilinx-Artix-7-XC7A35T-2CSG324C-2x50-pin-header-3.5-x-7.3-cm>)
- 8) <http://www.orangepi.org/orangepizero/>
- 9) UART Receiver Synchronization: Investigating the Maximum Tolerable Clock Frequency Deviation, Indian Journal of Science and Technology, Vol 10(25), July 2017
- 10) The AD9548 as a GPS Disciplined Stratum 2 Clock, Ken Gentile ( Analog Devices – AN 1002 Application Note)

Thank You